Espressif Systems /ESP32-C3 /SPI1 /INT_RAW

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_RAW

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PER_END_INT_RAW)PER_END_INT_RAW 0 (PES_END_INT_RAW)PES_END_INT_RAW 0 (WPE_END_INT_RAW)WPE_END_INT_RAW 0 (SLV_ST_END_INT_RAW)SLV_ST_END_INT_RAW 0 (MST_ST_END_INT_RAW)MST_ST_END_INT_RAW

Description

SPI1 interrupt raw register

Fields

PER_END_INT_RAW

The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when Auto Resume command (0x7A) is sent and flash is resumed. 0: Others.

PES_END_INT_RAW

The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when Auto Suspend command (0x75) is sent and flash is suspended. 0: Others.

WPE_END_INT_RAW

The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: Triggered when WRSR/PP/SE/BE/CE is sent and flash is already idle. 0: Others.

SLV_ST_END_INT_RAW

The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi1_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others

MST_ST_END_INT_RAW

The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi1_mst_st is changed from non idle state to idle state. 0: Others.

Links

() ()